Tag - random access memory in digital logic design